Silicon Labs /Series1 /EFM32GG11B /EFM32GG11B420F2048IL112 /ETH /TXPFCPAUSE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TXPFCPAUSE

31282724232019161512118743000000000000000000000000000000000000000000VECTORENB0VECTOR

Description

Transmit PFC Pause Register

Fields

VECTORENB

Priority Vector Enable. If bit 17 of the network control register is written with a one then the priority enable vector of the PFC priority based pause frame will be set equal to the value stored in this register [7:0].

VECTOR

Priority Vector Pause Size. If bit 17 of the network control register is written with a one then for each entry equal to zero in the Transmit PFC Pause Register[15:8], the PFC pause frame’s pause quantum field associated with that entry will be taken from the transmit pause quantum register. For each entry equal to one in the Transmit PFC Pause Register [15:8], the pause quantum associated with that entry will be zero.

Links

() ()